A project-driven weekly course that bridges VHDL FPGA design with Zig’s comptime generics for building high-performance CLI tools. Each week covers hands-on labs, real hardware simulation, and practical Zig patterns — so you can go from gate-level thinking to shipping production command-line utilities that leverage compile-time metaprogramming.